Custom hardware architectures for posture analysis Student : M . P . T . Juvonen Course : ISE 4 Project Supervisor : Professor Wayne Luk
نویسندگان
چکیده
In this report I describe the design and implementation of an fpga-based architecture for video processing and specifically posture analysis. The final architecture performs posture analysis at a rate of 167 frames per second (projected) using frame size of 320×240 pixels, or 41 frames per second for dvd quality (720× 576 pixels) frames. This represents a 21-fold speedup over a software version running on a 3 GHz Pentium 4. This project has the following achievements: 1. Specified a set of requirements for a hardware-based posture analysis system. 2. Designed a workflow for a posture analysis system that fulfils these requirements, and designed an extensible C++ software framework for constructing the posture analysis workflow. 3. Designed a parameterised, extensible hardware architecture for image processing to allow for easy design, testing, implementation and improvement of the posture analysis system. 4. Used this architecture to design and implement a fully pipelined, parameterisable posture analysis architecture. The architecture can use multiple posture description algorithms to obtain different, complementary descriptions from a single source image.
منابع مشابه
Designing a Posture Analysis System with Hardware Implementation
Posture analysis is an active research area in computer vision for applications such as home care and security monitoring. This paper describes the design of a system for posture analysis with hardware acceleration, addressing the following four aspects: (a) a design workflow for posture analysis based on radial shape and projection histogram representations; (b) the implementation of different...
متن کاملReconfigurable Message Traffic Filters MEng Individual Project
In this report we discuss the problem of string matching performance in content-based routing. We go on to describe and evaluate designs for reconfigurable hardware such as field-programmable gate arrays (FPGAs) that can be applied to solving this problem. The hardware designs presented in this project are estimated to give a 37 times speed up and 370 times power efficiency increase when runnin...
متن کاملControlling a complete hardware synthesis toolchain with LARA aspects
The synthesis and mapping of applications to configurable embedded systems is a notoriously complex process. Design-flows typically include tools that have a wide range of parameters which interact in very unpredictable ways, thus creating a large and complex design space. When exploring this space, designers must manage the interfaces between different tools and apply, often manually, a sequen...
متن کاملStrassen's matrix multiplication for customisable processors
Strassen S algorithm is an efficient method for mulliplying large matrices. We explore various ways of mapping Strassen ' s algorithm inlo reconfgurable hardware that contains one or more customisable instruction processors. Our approach has been implemented using Nios processors with custom inslrucfions and with custom-designed coprocessors, taking advantage of the additional logic and memory ...
متن کاملCustomizing Graphics Applications: Techniques and Programming Interface
This paper identifies opportunities for customising architectures for graphics applications, such as infrared simulation and geometric visualisation. We have studied methods for exploiting custom data formats and datapath widths, and for optimising graphics operations such as texture mapping and hidden-surface removal. Techniques for balancing the graphics pipeline and for runtime reconfigurati...
متن کامل